AV男人的天堂在线观看_免费播放东京热无码国产精品_护士上班一级毛片_91麻豆免费在线观看_成年大片免费视频播放_国产成人白丝视频_最新亚洲伦理中文字幕_500福利巨人精品导航_成人国产黄色视频_2021精品中文字幕

Products |  Endpoint Security

Security Chip-CUni360S

CUni360S is an information security chip applicable to contact IC, contactless IC and magnetic strip cards. It is designed based on the 32-bit security CPU CS0 with independent intellectual property rights. CUni360S is distinguished by low power consumption, high performance, multifunction and high security level. It can be widely used in IoT, POS machines, dual-interface card readers, dynamic QR code terminals, and other fields. The chip’s typical operating frequency is 80MHz.


圖片1.png

Block diagram of CUni360S


Functional Characteristics

  • CPU Features

    ● 32-bit low-power RISC core with highly optimized 3-stage pipeline

    ● Supporting byte, half-word, and word memory access

    ● Supporting interrupt nesting

    ● Supporting single-cycle 32-bit x 32-bit hardware integer multiplier array, 3 to13 cycle hardware integer frequency divider array

    ● Memory protection unit (MPU)

    ● Low power consumption and high performance

    ● Supporting Cache

    ● Timing module EPT


  • On-Chip Memory Resources

    ● 64K bytes of SRAM

    ● 16K bytes of ROM

    ● 512K bytes of EFLASH. 512 bytes/Page, minimum 100,000 erase cycles


  • Internal Modules

    ●  DMA/EDMA

    ● 2 timers (PIT)

    ● Watchdog (WDT)

    ● Real-time clock (RTC)

    ● Time counter (TC)


  • Security Features 1

    ●  Asymmetric algorithms

         - 1024bit RSA

         - 2048bit RSA

         - 256bit SM2 prime field

    ●  Symmetric algorithms

         -  DES/3DES supports ECB/CBC mode

         - AES supports ECB/CBC/CTR mode 

         - SM4 supports ECB/CBC mode

    ●  Hashing algorithms

         - SM3

         - SHA-0/ SHA-1/ SHA-224/ SHA-256/ SHA-384/ SHA-512

    ●  CRC

         - Supporting CRC32/ CRC16/ CRC8

         - Supporting DMAC operation

    ●  Memory protection mechanism

         - Application-oriented memory partitioning with hardware support for secure isolation

         - Scrambling bus


  • Security Features 2

    ●  True true random number generator, compliant with FIPS 140-2 standards and national commercial cryptography standards

    ●  Safety detection and protection unit

         - Voltage detection unit

         - Light detection unit

         - Power supply burr detection unit

         - Metal shielding protection

         - Temperature detection unit

         - Frequency detection unit

         - Physical detection protection

         - Clock and reset pulse filtering

         - Optimizing wire routing for security

    ●  PCI certification satisfaction

         - Supporting 128 Byte NVSRAM

         - Supporting 4 pairs of open cover detection signals, configured with dynamic/static detection mode

         - Supporting voltage detection

         - Supporting temperature detection

         - Supporting self-destruct and clear NVSRAM


  • Other Features

    ● Unique serial number for each product

    ● Main power input voltage: 1.9V~5.5V, PCI domain input voltage: 1.9V~3.63V

    ● Typical power consumption: 20mA @ 60MHz, low-power Sleep mode: less than 50uA

    ● ESD: 2000V

    ● Supporting internal power-on reset and external reset


  • Package Type

    ●  QFN76

    ●  QFN68


  • Product Qualification

    ●  Level II of security chip for commercial crypto product certification

    ●  Security assessment of personal payment terminal chip;

    ●  IoT chip security test of smart Cloud Testing

    ●  Application function test of Smart Cloud Testing ID2


Typical Application

● IoT

● Dual-interface card reader

● POS

● Personal payment terminal

● ID card reader

● Dynamic QR code terminal

Technical Support

? Complete development environment

? Rich driver libraries

? Complete application solutions

Explore More